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Abstract²Voltage source converter based HVDC (VSC-
HVDC) systems are prone to high short circuit current 
during transmission line faults. The situation for multi-
terminal HVDC (MTDC) systems is worse. The 
characteristics of superconducting material are ideal to 
limit the fault current in HVDC systems. This paper 
presents a novel use of the resistive type of Superconducting 
Fault Current Limiter (SFCL) in the multi-terminal HVDC 
network with the function of limiting the high current. The 
working principles of fault current limiter and a three-
terminal HVDC system are modelled in detail using 
PSCAD/EMTDC software. The hybrid operation of the 
SFCL in the three-terminal HVDC system is tested in this 
paper for the fault response of the MTDC system. The 
performances of SFCL under different fault conditions are 
analysed. The simulation results show that the fault current 
is effectively restrained and the SFCL can act as an efficient 
protective device for VSC based multi-terminal HVDC 
systems. 
 
Index Terms²DC line fault, G\QDPLF DQDO\VLV PXOWL
WHUPLQDO 96&+9'& 36&$'(07'&, superconducting 
fault current limiter. 
I. INTRODUCTION 
VDC, especially multi-terminal HVDC systems have 
become a more and more attractive option for power 
system transmission [1]. VSC-HVDC technologies have been 
widely used in multi-terminal HVDC systems because of its full 
controllability [2]. A series inductor connected with the line in 
current source converter based HVDC (CSC-HVDC) can 
naturally withstand short circuit faults, but not applied in VSC-
HVDC systems [3]. Compared with the traditional HVDC 
system, VSC-HVDC is subjected to high short circuit fault 
current caused by DC transmission line faults [4]. In addition, 
the DC fault current rises much more rapidly in MTDC system 
and has larger magnitude compared with the point-to-point 
HVDC systems [5].Hence, the studies related to limit fault 
current for HVDC transmission system (especially the one 
using VSC technology and multi terminal converter stations) is 
necessary.  
In many cases, shunt reactors (inductors) are used to decrease 
fault current while the fixed impedance in these devices will 
reduce system efficiency and may impair system stability [6]. 
Fault current limiters (FCLs) are developed with the capability 
of rapidly increasing their impedance, and thus limiting high 
fault currents. Superconducting fault current limiters (SFCLs) 
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utilize superconducting materials to limit the fault current 
directly and improve power system reliability and stability. 
Various design technology of FCL has been considered, the 
resistive SFCL, saturable-core SFCL, shielded-core SFCLand 
non-superconducting technologies. The FCL based on 
superconducting technology relies on the transition of 
superconductor from superconducting state to normal state 
(quenching process) and the non-superconducting technologies 
use DC HTS magnet windings to saturate an iron core [6]. For 
HVDC systems, the resistive SFCL is commonly designed as 
proposed in paper [7-9]. However, other types of SFCL are still 
applied in HVDC systems, such as the flux-coupling type of 
SFCL are used in [10]. A hybrid type of superconducting circuit 
breaker is introduced in [5]. For simplicity and reliability, the 
resistive SFCL is applied and studied in this paper. 
The main purpose of this paper is to design and simulate the 
resistive types of SFCL, which have been applied in a three-
terminal HVDC system. This research has emphasized the 
feasibility of SFCL in multi-terminal HVDC systems. An SFCL 
can suppress the large DC fault current in MTDC system to 
breakable values during the response time of DCCB and 
significantly reduce the current interruption stress on DCCB 
components. 
II. SUPERCONDUCTING FAULT CURRENT LIMITER 
Resistive type SFCL is one of the most promising SFCLs due 
to its simplicity, low weight, and volume. A low impedance 
value will be kept under normal operation and a higher value 
will be transformed during fault conditions. The resistance of 
SFCL is almost zero with the negligible influence on the system 
in normal operation [11]. The increased impedance makes the 
current decreasing to levels below the breaker limit during a 
fault situation, which can effectively reduce the fault current in 
the DC system [4]. In addition, the stability margins of the 
system will be enhanced by applying SFCL. 
The performance of an SFCL is dominated by the interaction 
between High Temperature Superconductors (HTS) 
electromagnetism and thermal physics. With the second 
generation Yttrium barium copper oxide (YBCO) coated 
conductors, the SFCL can be built with high current density as 
well as fast transition and recovery. The wire used in this paper 
is 12 mm width and 0.15 mm thickness with 250 A rated 
current. The resistance is 0.104 /m. 6 wires with 120  
resistance is in parallel, hence the total resistance is 20 . The 
critical current is 1.5 kA in SFCLs. 
Three properties are used to describe the superconducting 
H 
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state, which are temperature (T), magnetic field (H) and current 
density (J). A 3-D phase diagram (Fig.1) is generated to present 
the characteristics of the dependencies for HTS. The modes of 
operation of the SFCL can be described in three states: 
superconducting state, flux flow state, and normal conductor 
state, according to the value of the resistance, in addition to the 
recovery to the superconducting state.A maximum value can be 
reached when the other two critical parameters are set to be 0. 
The volume from the origin to the inner surface is regarded as 
the superconducting region. The variation of any of these three 
parameters can bring a transition between the superconducting 
and the normal conducting regime. 
 
Fig. 1. 3-D phase diagram 
Electrical field and current density, which is known as E-J 
Power Law, as shown in Fig. 2, of HTS, is the best way to 
describe the electromagnetic properties of SFCLs. ܫ௖  and ܬ௖ 
represent the critical current and the critical current density 
respectively. ܬ௖ is normally defined as the current density value 
where the electric field E in the superconductor is 1 V/cm for 
simplicity and consistency. The critical current of the developed 
model is set to 1 kA. YBCO coated conductors usually have 
large n value of E-J power law[12]. Any current transient which 
exceeds critical currentܫ௖ will trigger the quench operation of 
the model.The flux flow resistance will increase in a step form 
within the first half cycle of the fault current. This piecewise 
linear conductance property is implemented in the simulation 
work to simulate the related SFCL. Therefore, the developed 
model of SFCL on PSCAD/EMTDC is represented as a 
constant resistance. The DC current is used to determine the 
critical point at which the SFCL will be converted to normal 
conducting state.  
 
Fig. 2.E-J curve of HTS [13] 
Because superconductors  possess highly non-linear 
properties, superconductors are used to limit peak currents 
which depend on the non-linear response to temperature, 
current and magnetic field variations. The resistance transition 
of superconducting tapes in terms of temperature and current 
density is the best way to describe the characteristics of the 
resistive type SFCL current limiting behavior (equation 1) [12].  
                  ܴௌி஼௅ J? J?  ?݂ ቂቀ ௃௃೎ቁ௡ቃ݂ሺܶሻ ܬ J? ܬ௖ ǡ ܶ J? ௖ܶܬ J? ܬ௖ ǡ ܶ J? ௖ܶܶ J? ௖ܶ                    (1) 
Where: J is the current density of superconductor, T is the 
temperature, ௖ܶ and ܬ௖ represent the critical temperature and the 
critical current density respectively, and n represents the 
exponent of E-J power law relation. 
The critical current density of superconductor is [11]: 
                                  ୡ J?  ୡ଴ ቀ୘ౙି୘ሺ୲ሻ୘ౙି୘౥ ቁ஑                          (2) 
Where ୡ଴ is the critical current density of superconducting 
at the initial temperature ୭, Ƚ is the cross-sectional area of the 
superconducting material and ୡ is the critical temperature.  
When the current exceeds the critical current, the resistivity 
starts to increase to very high values according to the following 
equation:  
                    ɏୱୡ J? ୉బ୎ౙ ሺ ୎୎ౙሻ୒ିଵǡ  J? ୡǡ  J? ୡ                   (3) 
Then, the temperature of the YBCO is calculated as follows: 
                       ሺሻ J? ୭ J? ଵେ౦ ׬ ୱୡሺሻ୲଴                         (4) 
Where: ୱୡ  is the net energy in the superconducting 
windings, ୭ is the initial temperature of the material and ୮ is 
the heat capacity of the material which describes the amount of 
heat needed to increase the material temperature by one degree.  
In equation 1, when the condition  J? ୡ ǡ  J? ୡ is met, the 
SFCL will be in superconducting state which represents zero 
resistance. SFCL will transition to flux flow state when  J? ୡǡ J? ୡ. When the temperature reaches its critical value ( J?ୡ), the status will be in the normal resistive mode. Based on 
the superconducting features, the SFCL model is established in 
PSCAD/EMTDC. The DC current measured on both ends of 
the transmission line is used to determine the critical point. The 
superconducting resistance is a constant for different states and 
can be calculated for each transition to a new state. 
 
Fig. 3. SFCL model in PSCAD/EMTDC 
The basic design of SFCL is shown in Fig. 3 established in 
PSCAD/EMTDC. Both the temperature and magnetic 
behaviour are considered in this paper. Once a fault occurs, the 
DC current will increase rapidly causing the temperature and 
magnetic behaviour to change, hence, the control model of the 
SFCL will work. The input selectors are a major component 
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used to detect the mode of the SFCL by determining the critical 
temperature and critical current density. SFCL model compares 
the value of the incoming current with the setting current value. 
If the incoming current is less than the triggering current, the 
SFCL remains at minimum impedance. On the other hand, the 
SFCL will reach to higher impedance if the incoming current 
value is more than the triggering current.  
III. THE MTDC SYSTEM MODELLING 
A three-terminal VSC based HVDC system on the basis of 
CIGRE B4 programme [14] is developed in PSCAD/EMTDC 
software shown in Fig. 3 (parameters in Table 1). For all 
transmission links a 200 km long overhead line with frequency- 
dependent model, which is illustrated, is adopted in this paper. 
 
Fig. 3. The configuration of three-terminal HVDC system 
Table 1 Nominal parameters of the simulated test system 
Parameter Nominal Value 
Rated power 100 MVA 
DC link voltage ±40 kV 
R, L, C of DC overhead 
lines 
PNPP+NP
0.26µF/km 
DC terminal reactor 300 mH 
L-ILOWHULPSHGDQFHUMȦ/ (0.01+j0.25) p.u. 
Line-line AC voltage 24.5 kV 
Two series capacitors ȝ) 
VSC based converter station control is presented in Fig. 4. 
VSC-HVDC systems function as an ideal voltage source at the 
DC terminals and can be connected in parallel without posing 
any technical difficulties [15]. The AC voltage waveform is 
synthesized using a two-level approach. In the established 
network, terminal 3 works as the sender to terminal 2. In 
addition, terminal 2 transport power to terminal 1. 
Once the DC line fault occurs, the DCCBs operate and cut 
the fault at both ends of the line to keep stable operation with 
no power losses. Two SFCLs are applied at two ends of the 
transmission lines working together with circuit breakers. The 
main function of SFCL in DCCB is to suppress the increasing 
DC fault current to a lower level and significantly reduce the 
current interruption stress on DCCB components. 
 
Fig. 4 VSC converter control 
IV. SIMULATION RESULT AND DISCUSSION 
In order to investigate the performance of multi-terminal 
VSC-HVDC system in Fig. 3 with the designed SFCL model, 
various simulation situations are carried out for the DC line 
faults on different sections and AC faults on different terminals. 
Pole to ground faults (Position A), pole to pole faults (Position 
B) and AC side faults (Position C) were simulated with 
different fault resistance as shown in Fig. 3. The fault is applied 
at 6 s and lasts 0.05 s. The time step chosen for the simulations 
LVȝVZKLFKZLOOSURYLGHa high fidelity transient response. 
The first case is applying a DC line to ground fault for 50 ms 
duration. The fault is set at the positive pole and 40% of total 
line distance from terminal 1 with 0.01  fault resistance. 
 
Fig. 5. Positive pole ground fault 
The operating characteristics of SFCL when HVDC line to 
ground fault occurred are shown in Fig. 5. For better 
understanding and analysing the result, the p.u. system is used 
in this paper and the base value is selected to be 1 kA. As 
depicted in Fig. 5, the peak fault current can reach up to 
approximately 4.75 times of the normal DC current on the 
faulted pole, and 2 times on the healthy pole. With SFCL 
applied on both ends of the transmission line. It is shown that, 
with SFCL, the current peak is limited to about 2.51 p.u, while 
the prospective current is 3.82 p.u. on positive pole. This means 
the fault current is limited to 35% from the fault condition 
without SFCL. 
The performances of SFCL during DC line to line fault are 
shown in Fig. 6. Because of the fault profile of line-to-line 
faults, the positive pole, and negative pole present the similar 
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features of curve. 5.76 p.u. can be reached during a fault, which 
is 7 times the original current. With SFCL the fault currents can 
be limited to 65% for both ends and poles. 
 
Fig. 6.Pole to pole fault  
Using a three phase AC fault as an example, Fig. 7 shows the 
HVDC transmission line DC current under these conditions. In 
this case, 3.96 p.u. of maximum transient fault current on DC 
transmission line was observed. When SFCLs were applied, 
simulation result of DC current of transmission line was 
drastically decreased to 1.89 p.u., which means 50% fault 
current is limited by the SFCL. 
 
Fig. 7.Three phase AC fault 
On a healthy link, the system response with and without 
SFCL are similar. As can be seen in the Fig. 5 with a positive-
ground fault applied, the negative pole which is the healthy pole 
in the system has little impact on the waveform with the 
designed SFCL compared with the waveform without SFCL. 
Through the analysis of the simulation results, the resistive 
SFCLs can effectively limit the first peak of fault current. The 
SFCL responds quicker than the rest of the protection system 
and therefore can be complementary to circuit breakers 
reducing the fault current breaking requirement. A resistive 
type of SFCL is intrinsically safe with compact size compared 
with other fault current limiters. The promising DCCB 
technologies still have significant shortcomings in terms of on-
state losses or speed. SFCLs are characterized by a very rapid 
transition from zero resistance to their nominal conducting 
resistance once a critical current density is reached. The fault 
current in HVDC system which only have resistance but no 
impedance effect will be very large compared to AC systems 
and the situation in MTDC system is more severe compared 
with point-to-point system. The most important thing need to 
be emphasized is the high limitation level (up to 80%). HTS 
SFCL could also reduce the loss during normal conditions, 
while IGBT DC breakers loss could not be neglected [16]. The 
necessity of adding SFCL is that resistive types of SFCL have 
a better performance suppressing the large fault current. The 
damage to the system caused by DC transmission line fault will 
be significantly reduced, and the equipment will be protected 
from the high raised fault current. In addition, limiting fault 
current reduces the consequent voltage disturbances on the 
healthy parts of the system due to a fault. Mitigating these 
disturbances can help both load and generation ride through the 
fault. Consequently, the presence of an SFCL can lead to 
improved overall reliability for other devices in distribution 
systems. 
The main elements affecting the cost of DC circuit breaker is 
the total fault clearing time which consists of the breaking time 
and fault clearing time and the reactor. A longer breaking time 
can lead to a very high level fault current which means a greater 
current breaking capability. Therefore, shorter breaking time is 
more desirable. The cost of SFCL depends on its current 
limiting capability. The investment for both devices can be very 
expensive. Combination of these two devices maybe a 
beneficial solution such as a combination of lower current 
limiting capability SFCL and a higher current breaking 
capability HVDC circuit breaker. 
V. CONCLUSION 
This paper has successfully integrated and evaluated the 
performance of VSC based multi-terminal HVDC system with 
resistive SFCL. An effective model of resistive type of SFCL 
has applied in VSC based multi-terminal HVDC system, 
considering the DC breakers overcurrent withstand capability. 
Based on the electric field intensity and current density 
characteristics, the SFCL has been modelled in this paper and it 
is successfully integrated into a VSC based MTDC system for 
fault current limitation under AC/DC faults. The transient 
analysis is carried out for different perturbations and from the 
simulation results. Simulation results show that SFCL not only 
reduces the current transients for DC faults but also for AC 
faults. The method was validated by time domain simulations 
undertaken with the PSCAD/EMTDC, and the results showed 
that the fault current could be reduced up to 65%. The use of 
SFCL can effectively suppress the short circuit fault on DC line. 
Hence, the robustness of VSC based multi-terminal HVDC 
system can be improved against the DC fault to a certain extent. 
The DC resistive SFCL is proved to be a very promising 
technology in multi-terminal HVDC systems. 
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